We describe a precision preamplifier and analog-to-digital ͑AD͒ converter system for use with infrared focal plane arrays. The system uses a correlated double sampling integrated circuit which performs an analog subtraction of each full pixel level from its respective reset level prior to digitization by a 14-bit AD converter; this process is also known as ''delta-reset'' sampling. The system was designed to have good immunity to electrical noise interference and it has a measured dynamic range of better than 16384. A four channel version of this system is used to read out a 128ϫ128 pixel Si:As array at a rate of 2.4 s/pixel for the Long Wavelength InfraRed Camera a 7-13 m camera designed and built for the Keck 10 meter telescope.
I. INTRODUCTION
In order to operate modern infrared focal plane arrays ͑FPAs͒ a data acquisition system must emit digital clock signals that control the array column, row, and frame shift registers. In addition, the array output wave form must be amplified, digitized, and stored, where these processes are synchronized to the array clock signals. This article describes a preamplifier and analog-to-digital converter ͑ADC͒ system which has been developed specifically for reading out infrared arrays. The system has a high dynamic range and good immunity to electrical noise pickup, a common problem when working in the environment of large telescopes. This preamp/ADC was developed during the course of building the long wavelength infrared camera ͑LWIRC͒, a 7-13 m camera for the Keck 10 m telescope. 1 The LWIRC uses a 128ϫ128 pixel arsenic doped silicon ͑Si:As͒ blocked impurity band ͑BIB͒ moderate flux FPA made by Boeing ͑MFAS-V2-128͒.
2, 3 The photodetective element is indium bump bonded to a specialized low temperature metal-oxide-semiconductor field-effect transistor ͑MOSFET͒ read-out circuit. These arrays differ from charge coupled devices ͑CCDs͒ in that the charge stored in each pixel is connected directly to an output amplifier; charges do not propagate through neighboring pixels along a row or column. The pixels have a size of 75ϫ75 m and a well depth of ϳ1ϫ10 7 electrons. Associated with each pixel is a read noise of about 500 electrons. The read noise arises from a number of factors, among them the capacitive thermal noise ''kTC,'' the statistical variation of charges remaining after resetting the pixel, and 1/f noise of the source-follower amplifier on each array output line.
The FPA detector sensitivity varies over its 6-12 K operating range and temperature stability is important. The array temperature must be maintained even though the received radiation flux changes dramatically when using different optical filters and the thermal connection to the liquid helium varies with the telescope orientation. We have designed a temperature controller which is stable to better than Ϯ5 mK at temperatures near 8 K. 4 The array has four output lines and must be read out at a relatively high rate in order to avoid saturation due to the high radiation backgrounds of the atmosphere and telescope over the 1 m optical bandwidth. In the present case, the read-out rate is 2.4 s/pixel which yields a 100 Hz frame rate. Again, because the flux is high in this waveband, the pixels are reset each time they are sampled. This contrasts with procedures used for near-infrared detectors where sampling schemes use ''nondestructive'' reads and averaging of the digital samples in order to minimize the read noise. 5, 6 The dominant noise source for this camera is not, however, read noise, but the statistical variations of the background flux. The preamp/ADC system has been designed for the midinfrared background limited case and it must be modified to be used with a near-IR FPA.
A commercial integrated circuit is now available which is designed specifically to sample a wave form with a full pixel value followed immediately by a reset pixel value. We incorporated the Datel CDS-1401MC correlated double sampling ͑CDS͒ circuit into the preamplifier to provide a precision FPA read-out system that has good immunity to low frequency drifts of the FPA output and to electrical pickup noise. Although the procedure for sampling the relative signal difference between the full pixel level and the reset level is known in infrared astronomy as delta-reset sampling, in this article, we will use CDS in accordance with the manufacturer.
The preamp/CDS/ADC system described here has a number of important features suited to sampling FPA signals. The system uses an adjustable current sink as a constant load on each FPA output channel source-follower driver. The preamp/ADC board sits within a slim metal box mounted directly on the camera dewar wall. Only digital signals are sent to the data collection system; this eliminates offsets, a͒ ground loops, or electromagnetic interference over long analog signal cables. The ADC has relatively high precision at 14 bits, which reduces the necessity of having many preamp gain settings to fully use the dynamic range of the ADC. The system requires moderate power for each channel. These features are addressed more fully in the detailed description of the circuit. Figure 1 shows a block diagram of the preamp/CDS/ ADC with a wave form depicting the FPA video signal at the preamp input. The FPA source-follower output is biased by a current sink. The signal is amplified and then processed by the CDS circuit. The timing generator which provides the signals to the FPA shift registers also provides sample and hold ͑S/H͒ and ADC start signals to the preamp/CDS/ADC. The timing of these signals with respect to the FPA output is also shown on the Fig. 1 wave form. The CDS circuit subtracts the value of the signal at S/H 1 from the signal level at S/H 2. The result is shown below the input wave form with the location of the ADC conversion start pulse. The digitized data is transmitted serially to the data collection system.
II. OVERVIEW
Circuit details: Figure 2 shows the full schematic of one channel of the preamp and ADC circuit. The video signals reach the preamp/CDS/ADC through 75 ⍀ coaxial cabling with SMA connectors. The shields of the coax are securely attached to the bodies of the SMAs but are not mechanically grounded at either the source or destination circuit boards. Instead the SMA receptacles are on ungrounded copper pads, with several ground vias positioned nearby for grounding jumpers. Testing showed that the lowest baseline noise occurred with the coax shield grounded at the source FPA carrier card within the cryostat and floating at the destination preamp/CDS/ADC board.
It is common for each FPA output channel to be buffered with an on-chip MOSFET transistor configured as a sourcefollower amplifier. The buffer provides near-unity voltage gain and increased drive current capability for the off-chip loads. The source follower has no load resistor on the FPA so one must be provided at a location away from the array, often just a fixed resistor connected to an adjustable offset voltage. We use a junction FET configured as a high impedance current sink in place of the resistor.
The current sink uses two N-channel JFETs in a cascode connection. 7 This increases its effective input impedance even when the drain current I D is very low compared to the saturation drain current, I DSS . The circuit ''trick'' is simple: the lower JFET within the op-amp feedback loop sets the sink current. The upper JFET is biased fully on ͑saturation͒ for increased impedance, and its gate-to-source voltage (V GS ) varies negligibly if the sink current is changed. This configuration is very important when JFETs are used as a load for FPA source followers where the current is low; here 50-500 A. A current sink also drives the capacitance of the connecting coax better than a fixed resistor whose settling time is limited by the time constant RC.
Placing the current-setting JFET within the feedback loop of a unity gain error op-amp and monitoring the voltage across the 20 k⍀ metal film resistor (R sense ) allows the user to adjust the load current. The set point can be gauged by the voltage at the wiper of the potentiometer. By raising the load current the output wave form can be made ''squarer,'' but the FPA temperature rises. The LWIRC FPA performs well electrically and thermally with a load current of 500 A per output channel.
The Analog Devices AD830, a high-speed video op-amp of unusual design, is used both to receive the signal from the FPA and to provide gain to match the dynamic range of the ADC. The video op-amp receives the AC-coupled signal differentially, thus maximizing the rejection of external offsets and common-mode noise. The peak signal level from a full pixel of the Boeing array is ϳ1.4 V less than the reset level of 2.7 V; the FPA wave form is depicted in Fig. 1 .
The AD830 is a superb device, through ''active feedback'' it offers a video bandwidth ͑80 MHz͒, a high output slew rate ͑340 V/s͒, a fast settling time ͑25 ns to 0.1%͒, and has relatively low noise and offset. The inverting and noninverting inputs have symmetrical bandwidths, transient responses, and noise. And the input common-mode rejection ratio ͑CMRR͒ is an excellent Ϫ55 dB at 4 MHz. The preamp employs the AD830 configured as an inverting op-amp with a gain of Ϫ6. To use the optional higher gain mode of Ϫ18, a computer controlled reed relay is closed and a resistor of lower value shunts resistor R G causing greater feedback attenuation and therefore higher gain. The preamp components give actual gains of Ϫ6.75 and Ϫ20 to compensate for small signal attenuations at the CDS and ADC inputs. The input impedances of those devices are each 1 k⍀ which creates a voltage divider with the 39 ⍀ of each input low-pass filter. The gains measured from the FPA output through the dewar wiring and preamp/CDS/ADC are Ϫ6.36 and Ϫ18.2.
Correlated double sampling of the video levels is implemented with the Datel CDS-1401MC, a dual sample/hold unit with 14-bit performance and 400 ns acquisition time. Each sample/hold is independently controlled by a TTL-level pulse from the timing generator. Software control of the timing information loaded into the timing generator allows complete control of the sample times, hold times, and start of the AD conversion. Pulses can be moved or edges changed in increments of 100 ns.
The first sample/hold ͑S/H 1͒ captures the pixel video signal as an inverted ͑negative voltage͒ sample. The second S/H captures the pixel resetϩoffset level at the noninverting input A in2 in Fig. 1 . The two samples are added and the result is a positive difference voltage that is the peak-to-peak signal amplitude of that pixel: signalϪ͑resetϩoffset͒. In addition, the CDS-1401 provides null adjustments on S/H 1 and 2 for precise offset correction.
The ADC is the Datel ADS-917MC, a 1 MHz 14-bit hybrid sampling converter. Although faster devices are available, a 600 ns ADC is compatible with the pixel settling time of the Boeing FPA and the dewar wiring, and the minimum frame time available with the data acquisition system. A 1 MHz converter meets the LWIRC requirements with less power dissipation, less noise, and at a lower cost than the faster devices.
The timing generator and image-accumulating coadder, both Motorola DSP56001 based systems, are located in an instrument rack several meters from the LWIRC dewar.
1 To transfer the 14-bit data to each channel coadder, we considered several options including parallel transfer with sixteen differential-drivers and 37-conductor ribbon cable, parallelserial-parallel using optic fibers, and parallel-serial-parallel transfer using twisted-pair copper wire. We adopted the last option using the AMD ''Taxi Chip'' driver-receiver pair running at a data transfer rate of 18 Mbytes/s. The Taxi Chip driver, plus some logic integrated-circuits ͑ICs͒, are on a small daughterboard located above the preamp/CDS/ADC board. Placing the communication logic on a separate board allows separate design, fabrication, and debugging of the two subsystems and maintains separation of the analog and fast digital circuits. The Taxi Chip receiver is located on a daughterboard near the DSP coadder.
Another preamp daughterboard ͑analog͒ carries unity gain video buffer amplifiers for signals from Test Points 1 and 3. These signals are driven over 90 m from the camera to the control room so that the observer can monitor the FPA. The video amplifiers can be disconnected from the main circuit to minimize potential noise via reed relays under computer control. No change in performance is observed, however, with or without the video monitors.
Each preamp/ADC/CDS channel has its own Analogic SP7015 power supply, a very-low noise dc-to-dc converter. This supply operates from a single ϩ5 V external source and provides well-filtered ϩ5 and Ϯ15 V for the analog circuits. The worst case noise on the converter outputs is specified as 15 mV peak-to-peak where this is most likely to occur at the switching frequency of 100 kHz. The AD830 video op-amp is insensitive to powerline noise having a power supply rejection ratio ͑PSRR͒ of Ϫ80 dB on the ϩ15 V rail and Ϫ53 dB on the Ϫ15 V rail so switching noise is reduced to V levels. Because every circuit power pin is filtered with bypass capacitors or RC filters as the manufacturer recommends, the power supply noise is further attenuated and not considered in the noise budgets. Providing the analog power on each board eliminates the need for multiple linear regulating supplies in the distant data collection rack, reduces the number of wires in the power cabling ͑and associated capacitive and inductive noise coupling͒, and eliminates crosscoupled conducted noise between each preamp/CDS/ADC circuit. The all-digital data transmission daughterboard operates from the input ϩ5 V power only.
III. NOISE BUDGET

A. Current sink and preamplifier
The noise budget for the current sink is dominated by the voltage noise of the op-amp as shown in the power spectral densities listed in Table I . The thermal noise of R sense adds to the overall noise, and the 2N4416, a readily available lowvoltage-noise JFET, contributes some voltage noise with negligible shot noise. Lower noise JFETs could be used, but to no advantage. A lower pinch-off voltage JFET would be of benefit because a lower value R sense could be used without restricting the load current range of adjustment as the minimum load current is V pinch-off /R sense .
The noise budget of the preamp is given in the lower part of Table I . Summing all of the noise contributions in quadrature gives a calculated power spectral density of 3943ϫ10 Ϫ18 V 2 /Hz. Over a 10 MHz bandwidth the resulting noise floor, referred to the preamp input, is expected to be 0.2 mV rms . Referred to the preamp output, we should measure about 1.2 mV rms with low gain and about 3.6 mV rms with high gain. With the 5 MHz noise-equivalent bandwidth low-pass filtering at the inputs to the CDS, the predicted noise is reduced to 0.8 and 2.5 mV rms in the two gain modes.
B. AD converter with CDS
The CDS-1401 and the ADS-917 each have their own minimum noise contributions, but they are negligible compared to the preamp and so are not included here.
The best performance from the CDS-1401 is obtained by optimizing the settling time of the FPA source follower and the preamp. The CDS sample and holds settle to 0.003%, approximately one part in 2 15 in 400 ns. The preamp circuitry exceeds this performance but the FPA source followers do not and consequently the FPA wave form has rounded edges. Timing jitter between the FPA wave form and the CDS control signals can therefore cause inaccurate signal sampling. The timing jitter occurs inevitably because the control pulses originate in an instrument rack many meters from the camera dewar and are buffered through many active devices before reaching the CDS inputs. To minimize jitter effects, the sampling times of the pixel signal and reset levels were set to 300 ns by adjusting the S/H control pulse widths. Finally, some RC filtering is provided immediately at the S/H 1 and 2 control inputs. Without this filtering ringing of the control pulses caused multiple trigger edges to the S/Hs, particularly on breadboard circuits during development and testing.
The A/D converter is used as the manufacturer recommends. For lowest system noise, the preamp/CDS/ADS printed circuit board ͑PCB͒ uses four coplanar wiring layers. The surface layers of the PCB have all the interconnecting traces and pads. The two inner layers are used for ground and power. One layer is a ground plane of 2 oz/ft 2 copper; it covers the full area of the circuitry and has breaks only for through-vias and connection to ground vias. The other interior layer is similarly thick copper but is divided into two sheets, one for ϩ15 and one for Ϫ15 V power. The ϩ5 V power is routed as extra-wide traces on the surface layers to the few preamp/CDS/ADC devices that require it.
IV. SYSTEM EVALUATION
A. Test pulser
Key to developing this circuit is having a test pulser that can supply precise stepped wave forms in order to test the 14-bit CDS and ADC. The test pulser must have low noise, settle to better than 14-bit accuracy in 0.5 s or faster, and the amplitude of the step must be adjustable over the same range provided by the FPA. Figure 3 shows the test pulser we developed independently, but the same design has been previously discussed. 8 The pulser has two op-amps; one buffers a fixed voltage that simulates the reset level of the FPA and the other buffers a fixed or ramped voltage that simulates the video level of a pixel. The high-speed Harris transmission gate alternates between the two voltages under the control of a laboratory pulse generator that is synchronized to the S/H 1 control pulse. Thus, the test pulser simulates the array output as a stepped voltage, either at a constant ⌬V step for gain or noise testing, or as a ramped ⌬V step for dynamic testing. We tried to generate the best possible test wave forms and observed that using an analog function generator for the ramp voltage, rather than a digital synthesized ramp, produced wave forms of better ⌬V linearity and less noise.
B. Noise tests
Using the test pulser, each preamp/CDS/ADC was stimulated with six different input wave form amplitudes: 0.32, 0.69, and 1.21 V with a gain of 6.36, and 0.12, 0.25, and 0.42 V with a gain of 18.2. The signals at the ADC have amplitudes very near 2, 4, and 8 V. Approximately 28 000 events are digitized over 30 s for each ⌬V case and the events recorded on a personal computer. The circuitry was allowed 30 min to warm up and equilibrate. Figure 4 shows a histogram plot of the results of one channel. The 2, 4, and 8 V peaks have been shifted along the x axis so that they fit on the same graph. The actual ADC codes of the peaks of the low gain channels are: 3339, 7206, and 12 564; and the locations of the high gain peaks are: 3654, 7510, and 12 411. Notice that the shapes and widths of the peaks are independent of the input wave form amplitude. At low gain, the standard deviation is typically 0.9 LSB which corresponds to 0.55 mV rms ͓a least significant bit ͑LSB͒ of a 14-bit ADC with a 10 V range corresponds to 0.61 mV͔. At high gain, the standard deviation is typically 1.56 LSB which corresponds to 0.95 mV rms . These results agree well with the noise predictions above. The dynamic range of the system for a full scale signal is therefore a factor of 16 384 and 10 929 at low and high gain, respectively. This exceeds the dynamic range necessary for background limited observations where the signal-to-noise ratio is the square root of the number of detected electrons; for a full well of 1.1ϫ10 7 e Ϫ the S/N is about 3317 or 2 11.7 . The AD quantization error when sampling a continuously varying signal is generally considered (1/ͱ12)ϫthe converter LSB. 9, 10 For the tests conducted here, however, the ⌬V signal at the ADC input does not vary, and the digitized value may or may not change. The data shown in Fig. 4 indicate that the preamp/CDS/ADC in the low gain mode has a dynamic range of 2 14 , equivalent to the ADC resolution. In the case of the FPA data stream, if each pixel is assumed to be an independent detector and its signal is sampled only once per frame, then an LSB is also a good measure of the error per frame.
C. Nonlinearity tests
By applying a slowly ramped voltage to the V REF input of the test pulser, the signal amplitude can be smoothly varied from 0 to 1.5 V, or 0-9.54 V at the ADC input. Figure 5 is a histogram of occurrences per digital code value which was generated by continuously ramping the test pulser input and sampling the output using the preamp/CDS/ADC over a period of 2 h. The deviation or curvature of the total data set from a slope of 0 is the integral nonlinearity ͑INL͒ error. The INL for the preamp/CDS/ADC is less than 0.01 ͑Ͻ1%͒, much less than the nonlinearity of the detector.
Differential nonlinearity ͑DNL͒ is the step-wise difference in each code from its ideal width, in this case 0.61 mV. When the input is ramped, codes that are effectively wider accumulate more events and codes that are narrower accumulate fewer events. The specification for the ADS-917 ͑and for most ADCs͒ requires that each code not vary more than Ϯ1/2 LSB. If, for example, the system had an error such that the effective width of a particular code value were Ϫ1/2 LSB, then the curve of Fig. 5 would have a count of ϳ150 at that code, rather than the mean of 305. Figure 5 shows no major errors at any code, where typically DNL errors appear as anomalous counts at the ADC ''major transition'' codes: 2 (NϪ1) ͑half-scale͒, 2 (NϪ1) Ϯ2 (NϪ2) ͑1/4 and 3/4-scale͒, etc. Furthermore, the breadth of the plotted data is uniform ͑no anomalous spikes anywhere͒ and has a standard deviation of Ϯ20 occurrences about a mean of 305 per code value. This gives a differential nonlinearity of Ͻ7% of an LSB and it is apparent than that the preamp/CDS/ADC circuit performs significantly better than the worst-case DNL specification of the ADS-917.
V. RECOMMENDATIONS FOR FUTURE APPLICATIONS
A photograph of the four channel system is shown in Fig. 6 . A similar system could be built, using surface mount devices to reduce size, to support FPAs with 16 or 32 output channels. For this application it would be desirable to use lower power and higher precision components when they become available. We would not ac couple the preamp input in a future design. This came about from our early experience that ac coupling of a preamp without CDS eliminated troubling low frequency drifts in the dc level of the wave form due to small FPA temperature variations. CDS alone alleviates many drift problems and with good FPA temperature control dc coupling would be preferable.
The preamp/ADC system has a dynamic range far greater than the LWIRC signal-to-noise which is limited by the radiation backgrounds from the telescope and the atmosphere. This system would be very appropriate for an infrared spectrometer where the dynamic range in the data stream between a bright emission line and a dark portion of the spectrum can approach the limit ͑well depth/read noise͒; for this array, a factor of ϳ20 000. We have suggested that the long wavelength spectrometer ͑LWS͒, 11 a ''sister'' instrument to LWIRC at the Keck telescope, be retrofitted with the system described here. The preamp/ADC system could also be used in medical or industrial imaging instrumentation where high dynamic range is required. FIG. 6 . A photograph of the preamp/CDS/ADC. The overall size of the system is 35.5ϫ17.8ϫ3.8 cm(14ϫ7ϫ1.5 in.). The four channels are arranged vertically. For each channel, the input is on the left, followed by the current sink, the CDS IC ͑hidden below the video output daughterboard͒, the ADC, and the parallel-to-serial daughterboard. Cooling air is drawn in through the two small fans at the right, and exhausted through the four holes on the left. All electrical connections are made on the right bulkhead.
